Abstract
INTRODUCTION
As the number of wireless communication standard grows rapidly, the demand for mobile radio receivers is also increasing. In order to process various wireless standards, several single chip solutions which provide multimode/multiband operation have been proposed recently [1] . The digital RF concept, which involves processing the signal in the discrete-time and the charge domain, has become a useful technique in the development of SDR or reconfigurable RF [6] - [14] . The elimination of the SAW filter makes it possible for the receiver system to operate with wide frequency bands. Without the SAW filter, however, in-band signals may be disturbed by large out-of-band interferers. What is even worse is the receiver may be saturated by these signals. Consequently, a method for rejecting out-of-band interferer near the in-band signal is needed. In order to reject arbitrary interferer, the switched-capacitor based FIR filters have been actively researched. The filtering response can be flexibly adjusted using the control of clock signals to prevent aliasing due to the analog-to-digital converter (ADC) sampling operation. The DT filter, which employs a switched-capacitor circuit has a function filtering response with a limited bandwidth and its applications are limited to narrowband wireless communication standards [6] , [7] .
To overcome the bandwidth problem, we have proposed a non-decimation finite impulse response (NDF) filter. The NDF filter has the moving average characteristic, but without the decimation effect. This characteristic enables the NDF filter to be cascaded with another DT filter and allows us to increase the order of the function-type filtering response. The clock generator is an important block in the digital RF receiver front-end. To generate the complicated clock signals required for the DT filter, a complex and large-sized clock generator is needed. The finite impulse response (FIR) filter con-figuration has been modified to reduce the number of required clock signal and to improve the noise performance of the filter chain. The NDF filter has also been designed to share the same clock signal with the FIR filter. Through this optimization, the clock generator can be simplified, reducing the chip area and the noise figure [15] .
RECEIVER ARCHITECTURE
The proposed digital RF receiver architecture is shown in Fig-1 Each filter block of our RF receiver front-end contains a cascaded NDF filter and FIR filter [17] . The filtered signal is amplified by the variable gain amplifier (VGA) and finally sampled by the ADC, converted to the digital domain without any aliasing problem. The clock generator, which is circuit fed with external LO, supplies the LO signal to the mixer and the operating clock signal to the FIR filter.
CIRCUIT IMPLEMENTATION

Transconductor and Passive Mixer
Followed by an LNA, the Transconductor stage converts the input voltage to current domain. By employing a simple inverter-based structure with a self-biasing resistor, the transconductor in Fig-2a can convert both the input in-band signal and the out-of-band interferer linearly. Fig-2b : Passive Mixer
Fig-2a: Trans Conductor
The current-commutating passive mixer in Fig-2b down converts the RF signal to the baseband. This mixer consists of four nMOS transistors operating as switches, which is turned on and off by four-phase clock generator signal. Using this zero-IF passive mixer, down conversion can be done with high linearity. In contrast, the current mode FIR filter shown in Fig-3 operates differently. In other words, the voltage mode filter generates charges on each capacitor, which depends on the amplitude of the input voltage, whereas the current mode filter generates voltages on each capacitor, which depends on the amount of the input current. Thus, to implement the currentmode FIR filter, the voltages on the capacitor, not the charges on them, need to be averaged. 
Current-Mode FIR Filter
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To accomplish voltage averaging, the voltage buffer circuit is applied in each sampling path. When the current integration on each sampling path is complete, the average voltage of four paths is stored in the output capacitor. The ideal 4-tap FIR filter frequency response and the designed 4-tap current-mode FIR filter frequency response are shown in Fig-4 . The comparative results show that the current-mode filter can effectively reject the unwanted interferer.
Non-Decimation FIR (NDF) Filter
To overcome the limitations of the conventional FIR filter, we proposed an NDF filter [17] . In this filter, the moving-average output is re-sampled at the original sampling rate. For example, the Div-4 FIR filter needs six sub blocks to make up its 4-tap filter block: four for the sampling operation, one for the transfer operation, and one for the reset operation. A schematic of the NDF filter is shown in Fig. , there are all six sub-blocks in an NDF filter. Each sub-block sequentially performs the first through fourth charge sampling, transfer, and reset operations with delays of the clock duration.
As a result, the NDF filter can process the signal without any decimation effect. The filtering response of the NDF filter is the same as that of the FIR filter. Therefore, the order of the filtering response can be increased by cascading the NDF filter to an FIR filter. The filtering response of the cascaded NDF and FIR filters can be presented as Furthermore, a filtering response of is possible through the cascading of (n-1) NDF filters to a FIR filter. Simulated filtering responses of only the FIR filter and of the cascaded NDF+FIR filter are shown in Fig. 11 . By cascading the filters, we can achieve a higher attenuation level and a wider bandwidth at the null points of the filtering response. 
MEASUREMENT RESULTS
The designed digital RF receiver front-end was fabricated using an IBM 130-nm RF CMOS process, and a photograph of the fabricated die is shown in Fig-7 . The die size is 2200µm × 1200µm including pads, and its active area without pads is 1100µm × 800µm which is mainly occupied by the capacitors of the DT filter chain. For the test, a single-tone RF input near the carrier frequency with the fixed 2.3 GHz LO frequency is swept, and the low-frequency output of the DT filter after the external VGA is measured. As shown in Fig. 7 , the measured filtering response matches the simulation result very well. Harmonic suppression of the DT filter from the second harmonics of at 143.75 MHz is measured to be less than 60 dB. Fig. 8 shows the attenuation level at the first harmonic of. The measured result is about 90 dB, far below the required attenuation level of 67 db. The null point slightly deviates from the theoretical value, because the real buffered clock signal is slightly different from the ideal clock signal. The inband signal bandwidth for 3 dB is about 30 MHz, and the attenuation bandwidth at the harmonics is wider than 30 MHz.
Fig-7: RF Cmos Chip
The noise figure is obtained using the following equations: NF = P cold − (−174) −10 log B − G
Fig-8: Conversion Gain of RF Receiver
Thus, the calculated is 5.79 dB considering the connection loss, the real noise figure is less than this value. A two-tone test and single-tone test are conducted to measure the linearity of the designed receiver front-end. Two-tone signals at 2.302 GHz and 2.303 GHz are used as RF input, and the fundamental IF output power at 2MHz (or 3 MHz) and IM3 power at 1 MHz (or 4 MHz) were measured. For the single tone test, the IF output power at 2 MHz was measured with a 2.302 GHz RF input. The in-band was measured to be 6.6 dBm and was 14.5 dBm. The measurement results for the designed digital RF receiver front-end are summarized in Table I . 
CONCLUSIONS
We described a digital RF receiver front-end with wideband operation capability for m-WiMAX. The designed system employs a passive sampling mixer and a DT anti-aliasing filter. By controlling the LO signal, the filtering response of the DT filter can be changed flexibly. The modified FIR filter architecture is further optimized to reduce the number of required clock signals, simplifying the clock generator and improving the noise performance. In particular, the NDF filter, which has no decimation effect, is able to be cascaded to the conventional FIR filter. The new filter achieves function-type filtering response and can handle a wideband signal. A digital RF receiver front-end with a current-mode FIR filter for blocker filtering is proposed. The frequency response scalable FIR filter is introduced to reject the unwanted out-of-band interferer. In order to the filter operate in current domain to prevent the receiver from being saturated, an FIR filter that uses a voltage buffer is designed. The fabricated receiver system consists of a Transconductor, a passive mixer and the FIR filter stage. The measurement results show high blocker rejection with good linearity.
